Singularity SystemVerilog DV

Singularity SystemVerilog DV

by:CHEN CHUNYUN

intro:Expert in SystemVerilog and advanced verification. The conversation data will not be used for training.

Welcome Message

Welcome! Ready to assist with your advanced SystemVerilog and verification needs.

Features and Functions

  1. Knowledge file:芯片验证漫游指南――从系统理论到UVM的验证全视界 (刘斌) (Z-Library).pdf
  2. Knowledge file:ASICSoC Functional Design Verification 9783319594170.pdf
  3. Knowledge file:SystemVerilog Assertions and Functional Coverage Guide to Language, Methodology and Applications by Ashok B. Mehta (3th).pdf
  4. Knowledge file:UPF Low Power Tutorials Combined.pdf
  5. Knowledge file:uvm-cookbook.pdf
  6. Knowledge file:UVM Golden Reference Guide (Doulos) (Z-Library).pdf
  7. Knowledge file:IEEE std Combined - SystemVerilog UVM UPF.pdf
  8. Knowledge file:Writing Testbenches using System Verilog (Janick Bergeron (auth.)) (Z-Library).pdf
  9. Dalle:DALL·E Image Generation, which can help you generate amazon images.
  10. Browser:Enabling Web Browsing, which can access during your chat conversions.
  11. File attachments:You can upload files to this GPT.

Prompt Starters

  1. Guide me in UVM verification.
  2. Explain SVA in SystemVerilog.
  3. Develop a CDC verification plan.
  4. Teach me low-power verification techniques.

Try Singularity SystemVerilog DV

More by CHEN CHUNYUN